
Reconfigurable processing units inside RISC-V cores


Philippos Papaphilippou

HeiChips 2025

Motivation


- CPUs are easy to program
 - Software support relatively mature
 - Programming models, libraries, portability, debug tools
 - Software and hardware abstractions, e.g. caches
- CPUs suboptimal for certain tasks. Alternatives:
 - GPUs, FPGAs, ASICs, ...
- Non-uniform memory access model (NUMA)
 - Data has to be first transferred through the CPU
 - Complications in programming models
 - Redundant and expensive hardware





FPGA-extended General Purpose Computer Architecture [1]

- The "FPGA-extended modified Harvard Architecture"
 - A new computer architecture
 - Introduces small FPGAs in modern CPUs
- Comprehensive evaluation of instruction-level reconfiguration
 - For single and multi-processing with an operating system
 - Based on Simodense [2] (in-house RISC-V softcore)
- Feasibility studies




Reconfiguration

10 cycles

50 cycles

250 cycles

max(IM,IF)




Ongoing research

• Fine-tuning of the CPU core architecture

Legend – I: instructions, D: data, B: bitstreams

- Fine-tuning of the internal FPGA architecture
- Optimising bitstream format
- Instruction-level parallelism
- Out-of-context execution
- Software support
- Operating system support
- Tape-out of a demo chip





[1] Philippos Papaphilippou, Myrtle Shah "FPGA-extended General Purpose Computer Architecture" The 18th International Symposium on Applied Reconfigurable Computing (ARC) 2022