

Analog Programmable Standard Cells and Synthesis

Georgia Institute of Technology (ATL & Metz)

Jennifer Hasler



Georgia Tech College of Engineering
School of Electrical
and Computer Engineering

EXISTING SOC FPAA EXPERIMENTAL SETUP



ANALOG COMPUTING IMPLEMENTATIONS SEEM EXTREMELY DIFFICULT

Analog Implementations Seem Hard (Lived Experience)

- Device mismatch
- Programmability?
- Configurability? (Writing a program)
- Build on multiple levels?
- **Design Tools**
- Not enough computational examples
- Noise and noise accumulation
- Put elements together to compute?
- Computability theory?

Current Capabilities & Developing Capabilities

Floating-Gate
(FG) on CMOS

Field Programmable

Analog Arrays (FPAAs)



Analog Abstraction

**FPAA targeting &
IC synthesis**




Analog Numerical Analysis

Analog Architectures

Compute over Reals,
Physical Computing, $\mathbb{N}_1$ Turing





FPAA TOOL FRAMEWORK




Design
→ Hardware
→ Simulation

Used in classes
> 10 years







Analog IC Design





High-Level
Mixed-Signal
Architecture
(e.g. FPAA)

Month 6

Tapeout (.gds)



ANALOG & MIXED-SIGNAL SYNTHESIS



# of Designers	4-8
# of design / test months	9-12 months
# of iterations	1-3

High Level Concept

Digital Design

Analog Design

High Level Concept

Verilog

Compile to fundamental blocks

Place & Route

Layout (GDS)

Programmable Analog Standard Cell Library


Digital Standard Cell Library

Early tools to Compile to fundamental blocks


Standard (?) Place & Route

Layout (GDS)


DIGITAL SYNTHESIS → ANALOG SYNTHESIS




NEXT GENERATION ANALOG TOOLS & TARGETING FPAAS & PROGRAMMABLE ANALOG STANDARD CELLS




ANALOG PROGRAMMABILITY $\rightarrow$ FLOATING-GATE (FG) CIRCUITS





Capacitor Options



Thicker Insulator pFET





Tunneling Junction




Program FG charge once and holds for part lifetime
(i.e. 10 year lifetime = 10-100 μ V)



Programmed to 14bit accuracy: e.g. 60 μ V on 1V supply



Floating-Gate (FG) circuit techniques enables
direct solution for mismatch (V_{T0}) (Standard CMOS)




Magic 130nm Layout




$$I = I_{th} e^{(\kappa(V_g - V_{T0}) - V_s + \sigma V_d) / U_T}$$

FLOATING-GATE (FG) CIRCUITS


FG Circuit



Basic Layout




Simulation Model




- Resistors and Inductors define the circuit dynamics

Capacitor-Based Circuits





$$V_{out} = \frac{C_1}{C_1 + C_2} V_{in} + V_{charge}$$



$$V_{out} = -\frac{C_1}{C_2} V_{in} + V_{charge}$$

- Capacitors are the natural elements on silicon ICs

Program Charge




- Decrease FG Q → hot-electron injection

1. Subthreshold, near-threshold MOSFET design?
2. Why is op-amp design central to IC design curriculum?
3. Filter design: Focus only on G_m -C Techniques?

Three questions to cross towards system analog education future

SoC FPAA IC



FPAA IC(s)

Cloud Comm (e.g. remote setup)

Junior Level Analog Circuits towards System Level Design

brought into

ISCAS 2018


IC design transformed by programmability

- Prog. FG biasing
- FG TA inputs
- G_m C, Sub V_T Design (no bank of passives)
- Configurable Design


Transconductance-C design

Advantages:

1. Highest bandwidth for given energy
2. Lowest Noise for given I_{bias}




Needs Programmability & Linearity & Offset compensation



Issues:

1. Setting Parameters (bias, cascodes)
2. Linearity / Distortion



Abstract Analog Circuits

Prog accuracy not by feedback

Transistor Centric Design



Few (to 0) passives other than capacitors

Subthreshold Centric Design



Wide tuning range, low-power / energy

PROGRAMMABILITY → SIGNAL PROCESSING

Banks of Programmable
(Transconductance-Capacitor) Filters


Vector-Matrix Multiplication

$$I_{d,1} = I_{sum,1} \approx g_m \sum_{k=1}^m g_m W_{1,k} V_{g,k}$$

$$\mathbf{i}_d = g_m \mathbf{W} \mathbf{v}_g$$

Vector Matrix Vector


Adaptive Filters [Dugger & Hasler, 2004-2005]



$$I \approx g_{m1} V_{g1}$$

$$= g_m W_{1,1} V_{g1}$$


Single-Transistor
Learning Synapses
(1994)




→ Hand-Developed Energy Efficient Analog ASIC ICs

FG ARRAY → COMPUTE IN MEMORY


Compute in Memory (2001)



→ **Hand-Developed Energy Efficient Analog ASIC ICs**




ANALOG ABSTRACTION




ABSTRACTION IS ESSENTIAL FOR ANALOG SYSTEM DESIGN


C⁴ BPF Abstraction



C⁴ Test Bench Example




ANALOG STANDARD CELLS & FG PROGRAMMABILITY





Tight FG arrays are essential everywhere

SWC 4x2 cell sets the pitch


Tight FG arrays don't fit a typical standard cell approach



ANALOG STANDARD CELLS & FG PROGRAMMABILITY




PROGRAMMABLE ANALOG STANDARD CELLS



130NM STANDARD CELL LIBRARY

Std Cell libraries fabricated in 350nm,
180nm ,130nm, 65nm, 28nm, 16nm CMOS




Analog Cells:

Cell Type	Variations	Name	Width
Transconductance Amplifiers (TA)	2 TA, FG bias, no FG inputs	TA2Cell_NoFG	17.92µm
	2 TA, FG bias, FG inputs (V_L large)	TA2Cell_1FG	28.09µm
	2 TA, FG bias, FG inputs (V_L small)	TA2Cell_1FG_Strong	28.10µm
	2 TA, signal bias, no FG inputs	TA2SignalBiasCell	8.45µm
Capacitors	Selectable 16 unit cap	capacitorArray01	36.70µm
	Two separate unit caps	capacitorSize04	5.78µm
	2 unit cap	capacitorSize03	5.79µm
	4 unit cap	capacitorSize01	10.42µm
	8 unit cap	capacitorSize02	7.97µm
Winner-Take-All (WTA)	4 WTA stages	WTA4Stage01	14.07µm
Ratioed Transistor DAC Modules	5 bit transistor module	DAC5bit01	16.58µm
Transmission Gates	4 Single Throw T-gates	Tgate4Single01	4.76µm
	4 Double Throw T-gates	Tgate4Double01	7.08µm
	4 T-gate for prog select (V_{inj})	drainSelect01	5.42µm
Transistors (nFET + pFET)	3 nFETs + 3 pFETs ($W/L \approx 1$)	Trans4small	2.80 µm
	2 nFETs + 2 pFETs ($W/L \approx 10$)	Trans2med	3.53µm
	1 nFETs ($W/L \approx 100$)	nFETLarge	4.37µm
	1 pFETs ($W/L \approx 100$)	pFETLarge	4.64µm

FG Cells:

Cell Type	Variations	Name	Width
Crossbar Cell (Same C_T)	4x2 Cell	swc4x2cell	20.12µm
	4x1 Bias	swc4x1BiasCell	10.11µm
	4x1 cell	swc4x1cell	10.08µm
FG Gate cell (Same C_T)	2 x 1 FG Biases	FGBias2x1cell	11.53µm
	2 x1 FG Transistors	FGtrans2x1cell	11.52µm
	2 x1 FG Trans, small input C	FGBiasWeakGate2x2cell	11.53µm
FG Characterization cell	Tun, pFET (inj), Capacitors	FGcharacterization01	29.95µm


TA2Cell noFG




capacitorArray01




WTA4Stage01




DAC5bit01



Tgate4Double01




TRANSCONDUCTANCE AMPLIFIERS (TA)




Pitch and Width Matched to swc4x2cell

TA2SignalBiasCell





TA2Cell NoFG




TA2Cell_1FG_Strong

TA2Cell_1FG




130NM STANDARD CELL TEST STRUCTURE





Measure cells with minimum number of pins with minimal risk / measurement complexity


SKYWATER 130NM CMOS PROCESS





efabless “Caravan” analog project harness



SKYWATER 130NM CMOS PROCESS



efabless "Caravan" analog project harness



HIGH-LEVEL SYNTHESIS (ACOUSTIC BENCHMARK)

130nm CMOS

Std. Cell Width

1.2mm

VMM (128 x 1500) + WTA Classifier

Acoustic Signal Processing

30

130nm Cells

Case II Acoustic Benchmark: 32 out.


BPF filterbank, 3 delay stages, classifier, 3x nulls

Benchmark / Application Level
(High level algorithm)

Lowering

Algorithm Level

$y1 = \text{AmplitudeBPF}(\text{In})$
 $y2 = \text{M2V}(\text{LadderFM}(\text{input}=y1, \text{Ibias1}=\text{Ib1}, \text{Ibias2}=\text{Ib2}))$
 $\text{Out} = \text{VMMWTA}(\text{input}=y2, W=W1, \text{Thresh}=\text{theta1}, \text{freq}=400)$




Lowering

Lowering


Lowering

Lowering


Bandpass Filter




Ladder Filter Stage




Vector-Matrix Multiplication



WTA Node



Amplitude Detector



Lowering

FPAA component
map (tech file)

(gathered Islands)

FG-enabled
Programmable
Analog
Std. Cells


VPR (PnR)
Gen2SWC

PnR

Switch List (FPAA targeted)

.gds (Fabricate IC)

JOINT TARGETING & SYNTHESIS : ASHES 1.5




SMALL ACOUSTIC CLASSIFIER

Python Definition to GDSII

65nm CMOS

Acoustic Benchmark
(Part Case I):

4 BPF, AmpDetect,
2 Delay, VMM+WTA




ADDITIONAL SYNTHESIS & COMPARISON


Arb Gen (32x64) $\rightarrow$ VMM (64 x 64) + WTA $\rightarrow$ D-FF array (64 x 64)

350nm Cells


ASHES 1.5



Cadence: Genus + Innovus




Taped out 350nm test chip



	Area μm^2			Wirelength μm			Placement (Routing) time s		
	Cadence	ASHES	ratio	Cadence	ASHES	ratio	Cadence	ASHES	ratio
Arb. waveform gen	469,560	450,065	1.04	40,149	20,490	1.96	-	-	-
Universal Classifier	506,212	418,576	1.21	173,172	31,764	5.45	-	-	-
Full Speed System	3.2×10^6	2.4×10^6	1.33	375,321	134,472	2.79	52 (1050)	0.53 (416)	98(2.52)

ANALOG & MIXED-SIGNAL HLS WITH FG STANDARD CELLS



Want to read more on FPAAs?



J. Hasler, "Large-Scale Field-Programmable Analog Arrays," *Proceedings of IEEE*, 2020.

Large-Scale Field-Programmable Analog Arrays


By JENNIFER HASLER^{id}, Senior Member IEEE

ABSTRACT | Large-scale field-programmable analog array (FPAAs) devices could enable ubiquitous analog or mixed-signal low-power sensor to processing devices similar to the ubiquitous implementation of the existing field-programmable gate array (FPGA) devices. Design tools enable high-level synthesis to gate/transistor design targeting today's FPGA devices and the opportunity for analog or mixed-signal applications with FPAAs. This discussion will illustrate the FPAAs concepts and FPAAs history. The development of FPAAs enables the development of multiple potential metrics, and these metrics illustrate future FPAAs device directions. The system-on-chip (SoC) FPAAs devices illustrate the IC capabilities, computation, tools, and resulting hardware infrastructure. SoC FPAAs device generation has enabled analog computing with levels of abstraction for application design.


KEYWORDS | Analog-digital integrated circuits, analog integrated circuits, CMOS integrated circuits, field-programmable analog arrays (FPAAs), field-programmable gate arrays (FPGAs)

lution [1] enabled further separation of roles to address the increasing complexity resulting from Moore's law scaling [2]–[4]. Digital microprocessors (μ P) are ubiquitous from embedded applications to general-purpose (GP) computing. Programmability enables changing parameters or coefficients in a particular algorithm. Changing the stored matrix of weights for a vector–matrix multiplication (VMM) is an example of programmability. Configurability enables changing the data flow, topology, as well as the order or operations. Changing the program for an μ P is an example of configurability. Field-programmable gate array (FPGA) devices, programmable and configurable gate-level digital devices, enabled digital designers' design capabilities from gate- to system-level designs. FPGAs are ubiquitous digital computing devices found everywhere over the last two decades, arising from their initial conception (1980) and commercialization (mid-1980s) [5].

Modifying the parameters or control flow requires significant changes, such as soldering new components



ADDITIONAL RESOURCES




Videos:

- J. Hasler, FPAA: History, Development, Classification: <https://youtu.be/2lsz9gi8Oz8>
- J. Hasler, Future of FPAA opportunities: <https://youtu.be/rpSdb88ubfk>
- J. Hasler & A. Natarajan, Intro Open-Source FPAA Toolset: <https://www.youtube.com/8SVdhztVroc>
- J. Hasler, Historical FG Perspective, <https://youtu.be/R8iV01KZch4>
- J. Hasler, FPAA Enabling Physical Computing, <https://youtu.be/IGzinnykZIw>

FPAA on-line Workshop: <http://hasler.ece.gatech.edu/FPAAWorkshop/index.html>

PHYSICAL COMPUTING



Further questions
are definitely
welcome and
appreciated.