

# Analog Programmable Standard Cells and Synthesis


Georgia Institute of Technology (ATL & Metz)

Jennifer Hasler



Georgia Tech College of Engineering  
**School of Electrical  
and Computer Engineering**

# EXISTING SOC FPAA EXPERIMENTAL SETUP



FPAA Tools →

Adaptive  
Q BPF  
Test Bench




UNITED STATES OF AMERICA  
LIBERTY  
QUARTER DOLLAR



← Measurement Output

Analog Discovery 2



FPAA Board

Laptop  
Power →

# ANALOG COMPUTING IMPLEMENTATIONS SEEM EXTREMELY DIFFICULT

## Analog Implementations Seem Hard (Lived Experience)

- Device mismatch →
- Programmability? →

- Configurability? (Writing a program) →

- Build on multiple levels? →

### **Design Tools**

- Not enough computational examples →

- Noise and noise accumulation →

- Put elements together to compute? →

- Computability theory? →

## Current Capabilities & Developing Capabilities

Floating-Gate  
(FG) on CMOS

*Field Programmable*

*Analog Arrays (FPAs)*



*Analog Abstraction*

**FPAA targeting &  
IC synthesis**



Analog Numerical Analysis

Analog Architectures

Compute over Reals,  
Physical Computing,  $\aleph_1$  Turing





# FPAA TOOL FRAMEWORK




Design  
→ Hardware  
→ Simulation

Used in classes  
> 10 years







## Analog IC Design




High-Level  
Mixed-Signal  
Architecture  
(e.g. FPAA)

Month 6

Tapeout (.gds)



# ANALOG & MIXED-SIGNAL SYNTHESIS



# DIGITAL SYNTHESIS → ANALOG SYNTHESIS

## Digital Synthesis

Python (HLS)

Lowering / PnR Tools

FPGA  
(targeted)


Custom IC  
(GDSII)

## Analog Synthesis (this effort)

Python (HLS)


Lowering / PnR Tools

FPAA



I/O: Analog & Digital

Analog Standard Cells




Custom IC (GDSII)

Lowering / PnR Tools


- FPAAs & Targeting
- Analog Standard Cells
- Analog Synthesis

# NEXT GENERATION ANALOG TOOLS & TARGETING FPAAS & PROGRAMMABLE ANALOG STANDARD CELLS



## Analog & Mixed-Signal Standard Cells



## HLS Application specification



## Existing FPAA



[CAS I, Hasler, et. al, 2024]

[CICC, Mathews, et. al, 2024]


[ESSERC, Ayyappan 2025]

[Ige, Yang, et. al 2023]


[Hasler & Cao, 2024]

# ANALOG PROGRAMMABILITY → FLOATING-GATE (FG) CIRCUITS


## Floating Gate Circuit



## Thicker Insulator pFET Tunneling Junction





## Capacitor Options



Program FG charge once and holds for part lifetime  
(i.e. 10 year lifetime =  $10-100\mu\text{V}$ )



Programmed to 14bit accuracy: e.g.  $60\mu\text{V}$  on 1V supply



Floating-Gate (FG) circuit techniques enables  
direct solution for mismatch ( $V_{T0}$ ) (Standard CMOS)


# MOSFET TRANSISTORS ON AN IC

Skywater 130nm nFET Data




$$I = I_{th} e^{(\kappa(V_g - V_{T0}) - V_s + \sigma V_d)/U_T}$$

# FLOATING-GATE (FG) CIRCUITS




- Resistors and Inductors define the circuit dynamics

## Capacitor-Based Circuits




## Program Charge



- Decrease FG Q → hot-electron injection

- Capacitors are the natural elements on silicon ICs




# IC design transformed by programmability

- Prog. FG biasing
  - FG TA inputs
  - GmC, SubV<sub>T</sub> Design  
**(no bank of passives)**
  - Configurable Design


## Transconductance-C design

## Advantages:

1. Highest bandwidth  
for given energy
  2. Lowest Noise  
for given  $I_{bias}$




Needs Programmability &  
Linearity &  
Offset compensation



## Issues:

1. Setting Parameters  
(bias, cascodes)
  2. Linearity /  
Distortion

## FG programmability



# Abstract Analog Circuits

## Prog accuracy not by feedback

# Transistor Centric Design

## Subthreshold Centric Design


Few (to 0) passives  
other than capacitors

Wide tuning range,  
low-power / energy

# PROGRAMMABILITY → SIGNAL PROCESSING

Banks of Programmable  
(Transconductance-Capacitor) Filters

$$I \approx g_{m1} V_{g1} \\ = g_m W_{1,1} V_{g1}$$



Vector-Matrix Multiplication


$$I_{d,1} = I_{sum,1} \approx g_m \sum_{k=1}^m g_m W_{1,k} V_{g,k}$$

$$\mathbf{i}_d = g_m \mathbf{W} \mathbf{v}_g$$

↔      ↔      ↔

Vector      Matrix      Vector


Adaptive Filters [Dugger & Hasler, 2004-2005]




→ Hand-Developed Energy Efficient Analog ASIC ICs

# FG ARRAY → COMPUTE IN MEMORY


## Compute in Memory (2001)



→ Hand-Developed Energy Efficient  
Analog ASIC ICs




# ANALOG ABSTRACTION





# ABSTRACTION IS ESSENTIAL FOR ANALOG SYSTEM DESIGN


## C<sup>4</sup> BPF Abstraction



## C<sup>4</sup> Test Bench Example



# ANALOG STANDARD CELLS & FG PROGRAMMABILITY





Tight FG arrays are essential everywhere


SWC 4x2 cell sets the pitch

Tight FG arrays don't fit a typical standard cell approach

# ANALOG STANDARD CELLS & FG PROGRAMMABILITY




# PROGRAMMABLE ANALOG STANDARD CELLS



# 130NM STANDARD CELL LIBRARY

Std Cell libraries fabricated in 350nm,  
180nm ,130nm, 65nm, 28nm, 16nm CMOS



## Analog Cells:


### Cell Type

#### Variations

### Name

### Width


TA2Cell noFG




capacitorArray01




WTA4Stage01




DAC5bit01



Tgate4Double01




# TRANSCONDUCTANCE AMPLIFIERS (TA)




Pitch and Width Matched to swc4x2cell


TA2SignalBiasCell



TA2Cell\_NoFG




TA2Cell\_1FG\_Strong



TA2Cell\_1FG




# 130NM STANDARD CELL TEST STRUCTURE





Measure cells with minimum number of pins with minimal risk / measurement complexity

# SKYWATER 130NM CMOS PROCESS




## efabless “Caravan” analog project harness





3.2 x 5.3 mm, 62 pins (20, 20, 11, and 11)

# SKYWATER 130NM CMOS PROCESS



**eFabless “Caravan” analog project harness**




# HIGH-LEVEL SYNTHESIS (ACOUSTIC BENCHMARK)

Case II Acoustic Benchmark: 32 out.

BPF filterbank, 3 delay stages, classifier, 3x nulls


## *Benchmark / Application Level* (High level algorithm)




## *Algorithm Level*

y1 = AmplitudeBPF(In)

```
y2 = M2V( LadderFM(input=y1,Ibias1=Ib1,Ibias2=Ib2) )
Out = VMMWTA(input=y2,W=W1,Thresh=theta1,freq=400)
```






130nm CMOS



# 130nm Cells

30

# JOINT TARGETING & SYNTHESIS : ASHES 1.5




# SMALL ACOUSTIC CLASSIFIER

Acoustic Benchmark  
(Part Case I):

Python Definition to GDSII

65nm CMOS

4 BPF, AmpDetect,  
2 Delay, VMM+WTA




# ADDITIONAL SYNTHESIS & COMPARISON


Arb Gen (32x64) → VMM (64 x 64) + WTA → D-FF array (64 x 64)

350nm Cells


ASHES 1.5



Cadence: Genus + Innovus





Taped out 350nm test chip



	Area $\mu m^2$			Wirelength $\mu m$			Placement (Routing) time s		
	Cadence	ASHES	ratio	Cadence	ASHES	ratio	Cadence	ASHES	ratio
Arb. waveform gen	469,560	450,065	1.04	40,149	20,490	1.96	-	-	-
Universal Classifier	506,212	418,576	1.21	173,172	31,764	5.45	-	-	-
Full Speed System	$3.2 \times 10^6$	$2.4 \times 10^6$	1.33	375,321	134,472	2.79	52 (1050)	0.53 (416)	98(2.52)

# ANALOG & MIXED-SIGNAL HLS WITH FG STANDARD CELLS



Want to read more  
on FPAs?




J. Hasler, "Large-Scale Field-Programmable Analog Arrays," *Proceedings of IEEE*, 2020.

# Large-Scale Field-Programmable Analog Arrays

By JENNIFER HASLER<sup>id</sup>, Senior Member IEEE

**ABSTRACT** | Large-scale field-programmable analog array (FPAA) devices could enable ubiquitous analog or mixed-signal low-power sensor to processing devices similar to the ubiquitous implementation of the existing field-programmable gate array (FPGA) devices. Design tools enable high-level synthesis to gate/transistor design targeting today's FPGA devices and the opportunity for analog or mixed-signal applications with FPAA devices. This discussion will illustrate the FPAA concepts and FPAA history. The development of FPAAAs enables the development of multiple potential metrics, and these metrics illustrate future FPAA device directions. The system-on-chip (SoC) FPAA devices illustrate the IC capabilities, computation, tools, and resulting hardware infrastructure. SoC FPAA device generation has enabled analog computing with levels of abstraction for application design.


**KEYWORDS** | Analog-digital integrated circuits, analog integrated circuits, CMOS integrated circuits, field-programmable analog arrays (FPAAAs), field-programmable gate arrays (FPGAs)



lution [1] enabled further separation of roles to address the increasing complexity resulting from Moore's law scaling [2]–[4]. Digital microprocessors ( $\mu$ P) are ubiquitous from embedded applications to general-purpose (GP) computing. Programmability enables changing parameters or coefficients in a particular algorithm. Changing the stored matrix of weights for a vector–matrix multiplication (VMM) is an example of programmability. Configurability enables changing the data flow, topology, as well as the order or operations. Changing the program for an  $\mu$ P is an example of configurability. Field-programmable gate array (FPGA) devices, programmable and configurable gate-level digital devices, enabled digital designers' design capabilities from gate- to system-level designs. FPGAs are ubiquitous digital computing devices found everywhere over the last two decades, arising from their initial conception (1980) and commercialization (mid-1980s) [5].

Modifying the parameters or control flow requires significant changes, such as soldering new components

## ADDITIONAL RESOURCES




### Videos:

- J. Hasler, FPAA: History, Development, Classification: <https://youtu.be/2lsz9gi8Oz8>
- J. Hasler, Future of FPAA opportunities: <https://youtu.be/rpSdb88ubfk>
- J. Hasler & A. Natarajan, Intro Open-Source FPAA Toolset: <https://www.youtube.com/8SVdhztVroc>
- J. Hasler, Historical FG Perspective, <https://youtu.be/R8iV01KZch4>
- J. Hasler, FPAA Enabling Physical Computing, <https://youtu.be/IGzinnykZIw>

FPAA on-line Workshop: <http://hasler.ece.gatech.edu/FPAAWorkshop/index.html>

# PHYSICAL COMPUTING



Further questions  
are definitely  
welcome and  
appreciated.