

FPAAs & 130nm Std Cells & Tools

Georgia Institute of Technology (ATL & Metz)

Jennifer Hasler



Georgia Tech College of Engineering
School of Electrical
and Computer Engineering

TUESDAY SESSION: FPAAS & 130NM OPEN-SOURCE CELLS




SoC FPAA devices

<https://hasler.ece.gatech.edu>

https://hasler.ece.gatech.edu/Courses/ECE6435/exp_schedule.html

- J. Hasler, FPAA: History, Development, Classification: <https://youtu.be/2lsz9gi8Oz8>
- J. Hasler, Future of FPAA opportunities: <https://youtu.be/rpSdb88ubfk>
- J. Hasler & A. Natarajan, Intro Open-Source FPAA Toolset: <https://www.youtube.com/8SVdhztVroc>
- J. Hasler, Historical FG Perspective, <https://youtu.be/R8iV01KZch4>
- J. Hasler, FPAA Enabling Physical Computing, <https://youtu.be/IGzinnykZlw>

FPAA on-line Workshop: <http://hasler.ece.gatech.edu/FPAAWorkshop/index.html>




Okika: <https://okikadevices.com>

130nm Standard Cell


<https://gitlab.com/um-ece/ftl-lab/hilas/designs/mpw2>

<https://gitlab.com/um-ece/ftl-lab/hilas/designs/alice.git>

Synthesis tools: ASHES (1.5), <https://github.com/a-folabi/ashes>




EXISTING SOC FPAA EXPERIMENTAL SETUP




FPGAA Tools

Adaptive
Q BPF
Test Bench



Measurement Output

Analog Discovery 2




FPGAA Board


Laptop
Power

ANALOG PROGRAMMABILITY → FLOATING-GATE (FG) CIRCUITS


Floating Gate Circuit




Capacitor Options



Thicker Insulator pFET





Tunneling Junction




Program FG charge once and holds for part lifetime
(i.e. 10 year lifetime = 10-100 μ V)

Programmed to 14bit accuracy: e.g. 60 μ V on 1V supply






Floating-Gate (FG) circuit techniques enables
direct solution for mismatch (V_{T0}) (Standard CMOS)

LARGE SCALE FIELD PROGRAMMABLE ANALOG ARRAYS (FPAA)



SoC FPAA:
350nm CMOS



Partial List of Demonstrated FPAA Algorithms

Vector-Matrix Multiplication (VMM)
Acoustic and Bio sensor processing
Optimal Path Planning
Delay lines and linear phase filters

Analog Computing (e.g. ODE, $Ax=b$)
Neural interfacing and processing
Neural architectures
Spatiotemporal Beamforming

Embedded machine learning
Acoustic Inference and training
Compressed Sensing Reconstruction
IC security / Noise Generators


Switches =
FG crossbar

“Switches are not
Dead Weight”
(2007)


FPAA ROUTING → COMPUTATION

Classic FPGA → CLB
Routing

Basic FPGA Concept




Practical FPGA with VMM Support




Coefficient RAM
Multiplier (and Add) Units

Basic FPAA → CAB / CLB
Routing




FG enabled FPAA Concept



FG Routing Crossbar



Analog FG Programming → VMM




- Vector-Matrix Multiplication
- Current / Voltage Sources
- Synaptic arrays
- Passive Dendrites
- Resistive Networks
- and more....


1. Subthreshold, near-threshold MOSFET design?
2. Why is op-amp design central to IC design curriculum?
3. Filter design: Focus only on G_m -C Techniques?

Three questions to cross towards system analog education future

SoC FPAA IC



Junior Level Analog Circuits towards System Level Design



brought into

ISCAS 2018


IC design transformed by programmability

- Prog. FG biasing
- FG TA inputs
- G_m C, Sub V_T Design (**no bank of passives**)
- Configurable Design


Transconductance-C design

Advantages:

1. Highest bandwidth for given energy
2. Lowest Noise for given I_{bias}




Needs Programmability & Linearity & Offset compensation



Issues:

1. Setting Parameters (bias, cascodes)
2. Linearity / Distortion



Abstract Analog Circuits

Prog accuracy not by feedback

Transistor Centric Design








Few (to 0) passives other than capacitors

Subthreshold Centric Design




Wide tuning range, low-power / energy

PROG HOPF BIFURCATION CIRCUIT (FPAA)




FPAA Acoustic Classification



Single Layer VMM+WTA
= universal approximator

Recognizing the word “Dark” (TIMIT): Command Word Recognition (2016)





Embedded learning & classification: 20-30 μ W

Demonstrates 1000x Energy Efficiency,
100x Area Efficiency

< 23 μ W power


Classification +
On-Line Training



100% classification
[GOMAC 2016, ECAS 2018]

FPAA Solving Linear Equations

10






$$C \frac{dV_l}{dt} = I_l - \sum_{k=1}^m G_{l,k} V_k$$

$$a_{l,k} = G_{l,k} / G_{min}$$



$$b_k = I_k / G_{min}, \tau = C / G_{min}$$

$$\tau \frac{d\mathbf{x}}{dt} + \mathbf{A}\mathbf{x} = \mathbf{b}$$




FPAA Hopfield Networks

11




18 signal, 4-5 sigmoids in one CAB


12 Variable Max Cut (analog weights)




24 Variable 3-SAT, sparse computation



4 city TSP (16 node network)




65nm CMOS Hopfield
(25x25 & 25x25 input)



0.5mm x
0.05mm


GT FG PROGRAMMING HISTORY

1997 - 1999




Direct Programming

1999-2001




Indirect Programming


2002-2007



2008-2013




2014-




GT FG PROGRAMMING ARCHITECTURES


FPAF FG Programming Approach



Programmer
(0.75mm x 0.92mm)





uP
(0.92mm x 0.92mm)





1mm

SRAM (1.5mm x 3.5mm)



FG SELECTIVITY IN 2D ARRAY


Isolation of single FG Device
in a 2D array




Hot-Electron Injection: ~ 0
disturb for array devices

Electron tunneling: row disturbs
Tunneling $\sim$ strongest nonlinearity
(any other device is worse)

DIRECT VS. INDIRECT PROGRAMMING




FG: Direct Programming




- More switches & in signal path
- No Mismatch from programmed value

FG: Indirect Programming




- Fewer Switches

Switch with Wide Current Range






Programming pFET with shutoff pFET to enable perfect selectivity without affecting the crossbar switch

FG-input Differential Amplifier




Today's SoC: Used for most switch elements

FPAA TOOL FRAMEWORK



Design
→ Hardware
→ Simulation

Used in classes
> 10 years



One tool framework to
simulate, target, and design

The diagram illustrates the design flow for FPGAs and FPAA devices, starting from HLS Application specification and moving through various stages to produce either a New IC or a Targeted FPAA.

Analog & Mixed-Signal Standard Cells

- 65nm CMOS:** Represented by a dashed oval containing several rectangular blocks.
- 28nm CMOS:** Represented by a dashed oval containing several rectangular blocks.
- 16nm CMOS:** Represented by a dashed oval containing several rectangular blocks.
- Skywater 130nm CMOS:** Highlighted with a green border, represented by a dashed oval containing several rectangular blocks.
- 180nm CMOS:** Represented by a dashed oval containing several rectangular blocks.

HLS Application specification

The central vertical path shows the progression from **HLS Application specification** through **Algorithms** and **Lowering** to **Lowering & PnR**.

FPAA Tech File

An orange arrow labeled **FPAA Tech File** points into the **Lowering & PnR** stage.

Output Paths

- GDSII (New IC):** A blue arrow pointing down from the **Lowering & PnR** stage.
- Targeted FPAA:** A blue arrow pointing down from the **Lowering & PnR** stage.

Existing FPAA

A detailed view of an existing FPAA device architecture showing components like **16k x 16 SRAM**, **μP**, **Prog**, **DACs**, and the **FPAA Fabric**.

Custom device

A detailed view of a custom device architecture showing components like **Gate Side Control**, **C4 Bandpass Filters**, **Amplitude Detect**, **4x2 Delay Line Elements**, **Drain Side Control**, **12x4 Vector Matrix Multiplier**, **4-Input Scan Chain**, and **WTA**.


[CAS I, Hasler, et. al, 2024]
[CICC, Mathews, et. al, 2024]
[ESSERC, Ayyappan 2025]

[Ige, Yang, et. al 2023]
[Hasler & Cao, 2024]



[Hasler & Cao, 2024]

130NM STD CELL TEST STRUCTURE

efabless “Caravan” analog project harness




Block	pins	shared analog	shared digital
Supply	3 (GND, V_{dd} , V_{inj})	3	2
Transistors	8 (drains, shared sources)	V_g	
FG characterization	V_d (inj), V_{out} Cap In (2)	V_{tun} V_1 , V_{ref}	
6 Sel Pins (64 cells)		V_{tun}	6
5 pin DAC	I_{out1}		
4 to 2 mux (TA out)	V_{TAout}		2
Total (29)	17	4	8





SKYWATER 130NM DEVICE DETAILS


1.8V NFET



(sky130_fd_pr_nfet_01v8)



1.8V PFET




(sky130_fd_pr_pfet_01v8)

Junction Diode Breakdown



- N+ breakdown ~ 10.7-11.5V
- P+ breakdown ~ 10.2-12V
- HV N+ breakdown ~ 12-12.5V
- HV P+ breakdown ~ 11.2-12V

Thick Insulator for FG retention


5/10.5V NFET



(sky130_fd_pr_nfet_g5v0d10v5)



5/10.5V PFET



(sky130_fd_pr_pfet_g5v0d10v5)



Conductor Sheet Resistances

- Nwell connection ~ 550-1350Ω/square
- N+ connection ~ 100-133Ω/square
- P+ connection ~ 166-233Ω/square
- Poly gate ~ 40-55Ω/square (typical)


- Li connection ~ 10-15Ω/square
- M1 connection ~ 0.1-0.15Ω/square
- M2 connection ~ 0.1-0.15Ω/square
- M3 connection ~ 0.04-0.05Ω/square
- M4 connection ~ 0.04-0.05Ω/square
- M5 connection ~ 0.02-0.035Ω/square

Device details: <https://skywater-pdk.readthedocs.io/en/latest/rules/device-details.html>

CORE SKYWATER LAYER MAP




MIM capacitor (nwell)




2.2fF/ μm^2

(sky130_fd_pr_model_cap_mim)



130NM TRANSISTOR CURVES & PARAMETERS




(a)




(b)




ANALOG STANDARD CELLS & FG PROGRAMMABILITY




Tight FG arrays are essential everywhere
SWC 4x2 cell sets the pitch




FG CHARACTERIZATION STRUCTURE




FG CHARACTERIZATION STRUCTURE



1 MOS Capacitor
2 Overlap Capacitor
Injection pFET




Tunneling MOS Capacitor
2 MOS Capacitor
2 Overlap Capacitor
Large Capacitor
Single High-V TA



130NM STANDARD CELL LIBRARY

Std Cell libraries fabricated in 350nm,
180nm ,130nm, 65nm, 28nm, 16nm CMOS




Analog Cells:

Cell Type	Variations	Name	Width
Transconductance Amplifiers (TA)	2 TA, FG bias, no FG inputs	TA2Cell_NoFG	17.92µm
	2 TA, FG bias, FG inputs (V_L large)	TA2Cell_1FG	28.09µm
	2 TA, FG bias, FG inputs (V_L small)	TA2Cell_1FG_Strong	28.10µm
	2 TA, signal bias, no FG inputs	TA2SignalBiasCell	8.45µm
Capacitors	Selectable 16 unit cap	capacitorArray01	36.70µm
	Two separate unit caps	capacitorSize04	5.78µm
	2 unit cap	capacitorSize03	5.79µm
	4 unit cap	capacitorSize01	10.42µm
	8 unit cap	capacitorSize02	7.97µm
Winner-Take-All (WTA)	4 WTA stages	WTA4Stage01	14.07µm
Ratioed Transistor DAC Modules	5 bit transistor module	DAC5bit01	16.58µm
Transmission Gates	4 Single Throw T-gates	Tgate4Single01	4.76µm
	4 Double Throw T-gates	Tgate4Double01	7.08µm
	4 T-gate for prog select (V_{inj})	drainSelect01	5.42µm
Transistors (nFET + pFET)	3 nFETs + 3 pFETs ($W/L \approx 1$)	Trans4small	2.80 µm
	2 nFETs + 2 pFETs ($W/L \approx 10$)	Trans2med	3.53µm
	1 nFETs ($W/L \approx 100$)	nFETLarge	4.37µm
	1 pFETs ($W/L \approx 100$)	pFETLarge	4.64µm

FG Cells:

Cell Type	Variations	Name	Width
Crossbar Cell (Same C_T)	4x2 Cell	swc4x2cell	20.12µm
	4x1 Bias	swc4x1BiasCell	10.11µm
	4x1 cell	swc4x1cell	10.08µm
FG Gate cell (Same C_T)	2 x 1 FG Biases	FGBias2x1cell	11.53µm
	2 x1 FG Transistors	FGtrans2x1cell	11.52µm
	2 x1 FG Trans, small input C	FGBiasWeakGate2x2cell	11.53µm
FG Characterization cell	Tun, pFET (inj), Capacitors	FGcharacterization01	29.95µm


TA2Cell noFG




capacitorArray01




WTA4Stage01




DAC5bit01



Tgate4Double01





TRANSCONDUCTANCE AMPLIFIERS (TA)



Pitch and Width Matched to swc4x2cell

TA2SignalBiasCell

TA2Cell_NoFG



TA2Cell_1FG_Strong

TA2Cell_1FG

