


ExSpike-S: An Area-Efficient Neuromorphic Processor with Dense-Sparse Scheduling and a Shared Dual-Mode PE Array

Yuehai Chen and Farhad Merchant


Bernoulli Institute and CogniGron, University of Groningen, the Netherlands




From Biological Neurons to Neuromorphic Microarchitecture




Lightweight SNN (L-SNN)




Detailed Layer-Wise Memory Analysis




Inter-DS-Block Pipelining with Intra-Block Operation Fusion




Architecture: Separate Dense and Sparse Schedulers with a Shared Dual-Mode PE Array



Evaluation



Layer-Wise On-Chip Memory: Optimized Dataflow (O) vs. Baseline (B)



	ISSCC'23 [1]	JSSC'24 [2]	TVLSI'26 [3]	ExSpike-S
Tech	40 nm	180 nm	40 nm	130 nm
Data Width	10/16 bit	10 bit	8 bit	4 bit
Area	6 mm ²	0.3 mm ²	0.21 mm ²	0.12 mm ²
Freq.	4 MHz	N/A	5 MHz	100 MHz
Power	N/A	17.6μW	73.71μW	20.7 mW
Paradigm	DL	ML	SNN	SNN

References:

- [1] C.-W. Tsai et al., "SciCNN: A 0-shot-retraining patient-independent epilepsy-tracking SoC," in ISSCC.
- [2] A. Dabbaghian and H. Kassiri, "Modular DR- and CMR-boosted artifact-resilient EEG headset with distributed pulse-based feature extraction and neuro-inspired boosted-SVM classifier," in JSSC.
- [3] H. Zhang et al., "QSNNA: An Energy-Efficient Quaternary Spiking Neural Network Accelerator for Seizure Detection," in TVLSI.

