

A tiny systolic array (4x4)

HeiChips 2025 summer school workshop

Habib Aouinti, Anis Yagoub, Bastien Barbe, Fabian Wilde

August 8, 2025

What are we making?

A 4x4 output stationary systolic array

- Computes the product of two 4x4 matrices
- Each input matrix element is a 4-bit unsigned integer
- Addition is performed in 8 bits

What are we making ?


A 4x4 output stationary systolic array

- Computes the product of two 4x4 matrices
- Each input matrix element is a 4-bit unsigned integer
- Addition is performed in 8 bits


Why ?

- Widely used in NN hardware accelerators
- Highly parallel
- Intermediate results are stored within the array


Hardware implementation



It works !




It works !




Tools

- Verilator
- Icarus Verilog

It works !



It works !



```
* Antenna  
Passed ✓  
  
* LVS  
Passed ✓  
  
* DRC  
Passed ✓
```

```
[15:12:00] INFO Saving views to state.py:20  
                '/home/user/open_tools/heichips25_systolicArray4x4/librelane/runs/RUN_2025-08-08_14-56-15/fin  
                al' ...  
[15:12:00] INFO Flow complete. sequential.py:41
```

Questions?